



The project is co-financed by the  
European Union



# CENTER OF EXCELLENCE FOR ADVANCED AND INTELLIGENT CONTROL

**HUSRB/1203/221/020**



**Good neighbours**  
creating  
**common future**



## PARTNERS:



*Faculty of Technical Sciences*



*University of Novi Sad*



*University of Szeged*

**Good neighbours**  
creating  
**common future**



*This document has been produced with the financial assistance of the European Union. The content of the document is the sole responsibility of Faculty of technical sciences, University of Novi Sad and can under no circumstances be regarded as reflecting the position of the European Union and/or the Managing Authority.*



**Hungary-Serbia**

IPA Cross-border Co-operation Programme

# FPGA based digital control

Zoltan Kincses

2014.01.10.



The project is co-financed by the  
European Union

*Good neighbours*  
*creating*  
*common future*



# Overview



Hungary-Serbia

IPA Cross-border Co-operation Programme

1. The FPGA architecture in general
2. The Xilinx FPGA family
3. The Digilent Atlys prototyping board
4. The Xilinx Design Flow
5. System Generator for DSP
6. Implementing LMS adaptive filter using System Generator



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*





**Hungary-Serbia**

IPA Cross-border Co-operation Programme

# 1. The FPGA architecture in general



The project is co-financed by the European Union

*Good neighbours*  
*creating*  
*common future* 


# The FPGA architecture



Hungary-Serbia

IPA Cross-border Co-operation Programme

- **LB:** The **L**ogic **B**lock contains LUTs (Look-Up-Table) which can be used to realize for example arbitrary multiple-input (4 or 6) single-output logic functions. The output of the LUTs can be connected to D-type flip-flops. The **L**ogic **B**lock can contain multiplexers, simple logic gates and interconnects
- **IOB:** The **I**nterface **O**utput **B**lock is the interface between the inner programmable logic and the output world. The **I**nterface **O**utput **B**lock supports approximately 30 industrial standards (e.g. LVDS, LVCMOS, LVTTTL, SSTL ...).
- **PI:** The inner components of the FPGA are connected to each other using the **P**rogrammable **I**nterconnect
- **DCM/CMT:** The **D**igital **C**lock **M**anager circuit is capable to modify the frequency and the phase of the input clock



The project is co-financed by the European Union

Good neighbours  
creating  
common future




# Logic Block



Hungary-Serbia

IPA Cross-border Co-operation Programme



The project is co-financed by the European Union


Good neighbours  
creating  
common future



# Programmable logic network



Hungary-Serbia  
IPA Cross-border Co-operation Programme



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*


A red checkmark logo.

# Logic cluster



Hungary-Serbia

IPA Cross-border Co-operation Programme



The project is co-financed by the European Union

Good neighbours  
creating  
common future



# Programmable Interconnect



Hungary-Serbia

IPA Cross-border Co-operation Programme

- Types of interconnects
  - **Local** interconnect for the connection of the elements of the cluster
  - **Global** interconnect for the connection of the clusters
    - **Island** (Xilinx)
    - **Cellular**
    - **Long-line** (Altera, Actel)
    - **Row** (Actel antifuse)
- Programmable interconnect implementation methods
  - **SRAM** (Xilinx, Altera)
  - **EEPROM/Flash**
  - **Antifuse** (Actel)



The project is co-financed by the  
European Union

*Good neighbours*  
*creating*  
*common future*





**Hungary-Serbia**

IPA Cross-border Co-operation Programme

## 2. The Xilinx FPGA family



The project is co-financed by the  
European Union

*Good neighbours*  
*creating*  
*common future* 

# Xilinx FPGA family



Hungary-Serbia

IPA Cross-border Co-operation Programme

## ■ High performance

- Virtex (1998)
  - 50K-1M gate, 0.22µm
- Virtex-E/EM (1999)
  - 50K-4M gate, 0.18µm
- Virtex-II (1999)
  - 40K-8M gate, 0.15µm
- Virtex-II Pro/X (2002)
  - 50K-10M gate, 0.13µm
- Virtex-4 (2004) [LX, FX, SX]
  - 50K-10M gate, 90nm
- Virtex-5 (2006) [LX, LXT, SXT]
  - 65nm
- Virtex-5 FXT, TXT (2008)
  - 65nm
- Virtex-6 LXT, SXT (2009)
  - 40nm

□ Virtex-7 (2011)



□ Kintex-7 (2011)

- 28nm



□ Artix-7 (2011)

- 28nm

## ■ Low cost

- Spartan-II (2000)
  - 15K-200K gate, 0.22µm
- Spartan-IIE (2001)
  - 50K-600K gate, 0.18µm
- Spartan-3 (2003)
  - 50K-5M gate, 90nm
- Spartan-3E (2005)
  - 100K-1.6M gate, 90nm
- Spartan-3AN (2006)
  - 50K-1.4M gate, 90nm
- Spartan-3A - DSP (2006)
  - 1.8M-3.4M gate, 90nm
- Spartan-6 LX, LXT (2009)
  - 45nm

...



The project is co-financed by the European Union


Good neighbours  
creating  
common future



# High-performance Xilinx Virtex FPGA family resources (1998-2012)



Hungary-Serbia  
IPA Cross-border Co-operation Programme




# Xilinx Spartan-6 LX FPGA



Hungary-Serbia

IPA Cross-border Co-operation Programme

## General structure



The project is co-financed by the European Union

*Good neighbours  
creating  
common future*



# Xilinx Spartan-6 LX FPGA


## CLB



Hungary-Serbia

IPA Cross-border Co-operation Programme

- **CLB – Configurable Logic Block**
  - 2 Slice



The project is co-financed by the European Union

*Good neighbours*  
creating  
*common future*






# Xilinx Spartan-6 LX BRAM



Hungary-Serbia

IPA Cross-border Co-operation Programme

- Configurable **BRAM**
  - Contains 2 independent 9Kbit **BRAM**
  - Configurable as
    - **FIFO**
    - **RAM**
    - **ROM**
  - Configurable as
    - **Single port**
    - **Dual port**
    - **Quad port**



The project is co-financed by the European Union

*Good neighbours  
creating  
common future*



# Xilinx Spartan-6 DSP Slice




Hungary-Serbia

IPA Cross-border Co-operation Programme

- **DSP48A1 block (~250MHz)**
  - 18x18bit signed 2's complement multiplier
  - 18bit pre-adder
  - 48-bit dedicated MUX
  - 48-bit post-adder/subtractor

$$P = C \pm (A \times (D \pm B) + \text{CIN})$$




# Xilinx Spartan-6 IOB



Hungary-Serbia

IPA Cross-border Co-operation Programme

- Single-ended signals:
  - 3.3V low-voltage TTL (LVTTTL),
  - Low-voltage CMOS (LVCMOS) 3.3V, 2.5V, 1.8V, 1.5V, 1.2V
  - 3V PCI @ 33 MHz / 66 MHz
  - HSTL I - III @ 1.8V (memory)
  - SSTL I @ 1.8V, 2.5V (memory)
- Differential signals:
  - LVDS
  - Bus LVDS
  - mini-LVDS
  - Differential HSTL (1.8V, Types I and III)
  - Differential SSTL (2.5V, 1.8V, Type I)
  - DDR, DDR2, DDR3, LPDDR support



ds022\_02\_091300



The project is co-financed by the European Union

Good neighbours  
creating  
common future

# Xilinx Spartan-6 CMT – Clock Management Tile



Hungary-Serbia  
IPA Cross-border Co-operation Programme

## DCM – Digital Clock management

1 CMT = 2 DCM + 1 PLL


Number of **CMTs** : 4 – LX45

**DLL**: Delayed Locked Loop

- Phase shift: 0°, 90°, 180°, 270°
- Clock multiplication (M)/ division (D) 1.5, 2, 2.5, 3, 4, 5, ... 16
- 5 MHz – x100 MHz

**DFS**: Digital Frequency Synthesis

- Clock signal duplexing / halving
- Input/Output clock signal buffering



The project is co-financed by the  
European Union

Good neighbours  
creating  
common future

# Embedded processors on Xilinx FPGAs

- „Embedded” soft-processor cores:
  - Xilinx **PicoBlaze**: 8-bit (VHDL, Verilog HDL source)
  - Xilinx **MicroBlaze**: 32-bit (EDK support)
  - 3rd Party processor cores (HDL forrás)
- „Embedded” hard-processor cores:
  - IBM **PowerPC 405/450** processor (dedicated): 32-bit
  - Only Virtex II Pro, Virtex-4 FX, Virtex-5/6 FXT FPGAs





**Hungary-Serbia**

IPA Cross-border Co-operation Programme

# 3. The Diligent Atlys prototyping board



The project is co-financed by the European Union

*Good neighbours*  
creating  
*common future* 


# Atlys™ Spartan-6 FPGA prototyping board



Hungary-Serbia

IPA Cross-border Co-operation Programme

- Xilinx Spartan-6 LX45 FPGA
- 128Mbyte DDR2 16-bit
- 10/100/1000 Ethernet PHY
- USB2 port (programming and data transfer)
- USB-UART and USB-HID port (mouse/keyboard)
- 2 HDMI video input and 2 HDMI output
- AC-97 Audio Codec
- Real-time power monitor
- 16MByte x4 SPI Flash (configuration and data storage)
- 100MHz CMOS oscillator
- 48 I/O (external connection)
- GPIO: 8 LED, 6 pushbutton, 8 switch
- 1 PMOD, 1 VMOD connector



The project is co-financed by the  
European Union

Good neighbours  
creating  
common future





# PMOD – Peripheral modules



Hungary-Serbia  
IPA Cross-border Co-operation Programme

- **PMOD connector (12 pin): 2 VCC + 2 GND + 8 data**



Pmod Connectors – front view as loaded on PCB



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*



# PMOD modules



Hungary-Serbia

IPA Cross-border Co-operation Programme

- PMODs for expansion
  - Character LCD, OLED, 7segLED
  - **GPS** transceiver, **WiFi**, **Bluetooth**,
  - **Ethernet IF**, **USB-UART**, **RS232**
  - **Joystick**, **Rotary Enc.**, **Switches**,
  - **SD Card**, **Serial Flash**,
  - **A/D**, **D/A** converters, **H-bridge**
  - Accelerometer, Gyroscope,
  - Thermometer,
  - ...



The project is co-financed by the  
European Union

*Good neighbours*  
*creating*  
*common future*





**Hungary-Serbia**

IPA Cross-border Co-operation Programme

# 3. The Xilinx Design Flow (XDF)



The project is co-financed by the  
European Union

*Good neighbours*  
*creating*  
*common future* 

# „FPGAs programming language”:



Hungary-Serbia  
IPA Cross-border Co-operation Programme


- **I.) Traditional HDL languages:**
  - a.) VHDL,
  - b.) Verilog
- **II.) C-based languages (C → FPGA synthesis):**
  - a.) Impulse-C,
  - b.) Catapult-C,
  - c.) Handel-C,
  - System-C, Mitrion-C, ... (and ~10 other)
- **III) Modell based languages:**
  - a.) Matlab Simulink based System Generator,
  - b.) NI LabView (FPGA Module)



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*





# Main steps of the XDF (I.)

- **1.) Modular or component based system design**
  - Design the HDL description, schematic, or state-diagram = design entry
  - Defining user-design constraints
- **2.) Simulation:**
  - every level of the system desing
  - HDL testbench



# Main steps of the XDF (II.)

- **3.) Synthesis and implementation:**
  - **Synthesis:** The HDL description transformed general gate—level components during the „logic synthesis” (e.g. logic gates, FFs)
  - **Implementation:** 3 main steps:
    - **TRANSLATE:** Merging more design files (maybe in different HDL language) into one netlist (EDF) file. The netlist contains the standard textual description of the components and their connections.
    - **MAP:** Technology mapping of the created „logic” design using the EDIF file created in the previous step. This process transforms the „logic” design into CLBs and IOBs.
    - **Placer & Route (PAR):** The previously created CLB and IOB design placed into real FPGA cells, and the connections between these cells are also created. The output of these process is an .NGC file.



# Main steps of the XDF (III.)



Hungary-Serbia

IPA Cross-border Co-operation Programme

- **4.) Static timing analysis:** Determining the timing parameters (max. clock frequency, gate delay time, signal propagation delay...)
- **5.) Bit-stream:** Generate FPGA configuration file (.BIT) and download it to the FPGA (the set up of the CLBs, and programmable interconnects is required in every startup, thanks to the SRAM technology used in the Xilinx FPGAs).



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*





**Hungary-Serbia**

IPA Cross-border Co-operation Programme

# 4. System Generator for DSP



The project is co-financed by the  
European Union

*Good neighbours*  
*creating*  
*common future* 

# Overview of System Generator for DSP



Hungary-Serbia  
IPA Cross-border Co-operation Programme

- **The industry's system-level design environment (IDE) for FPGA**
  - Integrated design flow from the Simulink software to the BIT file
  - Leverages existing technologies
  - MATLAB , Simulink
  - HDL synthesis
  - IP Core libraries
  - FPGA implementation tools
- **Simulink library of arithmetic, logic operators, and DSP functions**
  - BIT and cycle-true to FPGA implementation
- **Arithmetic abstraction**
  - Arbitrary precision fixed-point, including quantization and overflow
  - Simulation of double precision as well as fixed point



The project is co-financed by the  
European Union

*Good neighbours*  
*creating*  
*common future*



# Overview of System Generator for DSP



Hungary-Serbia  
IPA Cross-border Co-operation Programme

- **VHDL and Verilog code generation for many Xilinx FPGA devices**
  - Hardware expansion and mapping
  - Synthesizable VHDL and Verilog with model hierarchy preservation
  - Mixed-language support for VHDL/Verilog
  - Automatic invocation of the CORE Generator software to utilize IP cores
  - ISE project generation to simplify the design flow
  - HDL testbench and test vector generation
  - Constraint file (XCF), simulation DO file generation
  - HDL co-simulation via HDL C-simulation
- **Verification acceleration by using hardware-in-the-loop through Parallel Cable IV,**
- **Platform Cable USB, and Network-based as well as Point-to-Point Ethernet connections**



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*

A stylized red checkmark logo.


# Model Based Design using System Generator




Hungary-Serbia

IPA Cross-border Co-operation Programme

- Develop an executable spec using Simulink



- Refine the hardware algorithm using System generator
  - Verify hardware against executable spec



The project is co-financed by the European Union


Good neighbours  
creating  
common future



# System Generator for DSP platform designs



Hungary-Serbia  
IPA Cross-border Co-operation Programme



- Simulink software verification
- HDL co-simulation verification
- Hardware Co-Simulation verification



The project is co-financed by the  
European Union

Good neighbours  
creating  
common future




# System Generator based desing flow



Hungary-Serbia

IPA Cross-border Co-operation Programme

- Simulink software verification



System Generator



The project is co-financed by the European Union

Good neighbours  
creating  
common future





# System Generator design-flow



Hungary-Serbia

IPA Cross-border Co-operation Programme

- HDL Co-simulation verification



The project is co-financed by the European Union

Good neighbours  
creating  
common future

# System Generator design-flow





Hungary-Serbia

IPA Cross-border Co-operation Programme


- Hardware Co-simulation verification

MATLAB/Simulink



Files Used:

- Configuration file
- HDL
- IP
- Constraints file



The project is co-financed by the European Union

Good neighbours  
creating  
common future



# Interfacing with SysGen Design



Hungary-Serbia  
IPA Cross-border Co-operation Programme

- **The Simulink environment uses a 64-bit 2's complement “double” to represent numbers in a simulation.**
  - Max/min: +/-  $9.223 \times 10^{18}$
  - Resolution:  $1.08 \times 10^{-19}$
  - Wide desirable range, but not efficient or realistic for FPGAs
- **The Xilinx blockset uses n-bit fixed point numbers (2's complement is optional)**
- **Thus, a conversion is required when Xilinx blocks communicate with Simulink blocks**



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*

A large red checkmark symbol.

# Gateway In



Hungary-Serbia

IPA Cross-border Co-operation Programme

- The Gateway In block support parameters to control the conversion from double precision to n-bit Boolean, signed (2's complement), or unsigned fixed-point precision
- During conversion the block provides options to handle extra bits
- Defines top-level input ports in the HDL design generated by System Generator
- Defines testbench stimuli when the Create Testbench box is checked in the System Generator block
- Names the corresponding port in the top level HDL entity



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*




# Gateway Out



Hungary-Serbia

IPA Cross-border Co-operation Programme

- The Gateway Out block converts data from System Generator fixed point type to Simulink double
- Defines I/O ports for the top level of the HDL design generated by System Generator
- Names the corresponding output port on the top level HDL entity provided the option is selected



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*



# Data types



Hungary-Serbia

IPA Cross-border Co-operation Programme


- **FIX** data type produces a signed 2's complement number
- **UFIX** data type produces unsigned number
- When the output of a block is user defined, the number is further conditioned according to the selected Quantization and Overflow options

Quantization:

Truncate  Round (unbiased: +/- Inf)

Overflow:

Wrap  Saturate  Flag as error



The project is co-financed by the European Union

Good neighbours  
creating  
common future




# Boolean types



Hungary-Serbia

IPA Cross-border Co-operation Programme

- The Xilinx blockset also uses the type Boolean for control ports, such as CE and RESET
- The Boolean type is a variant of the one-bit unsigned number in that it will always be defined (High or low)
  - A one-bit unsigned number can become invalid; a Boolean type cannot



The project is co-financed by the European Union

*Good neighbours  
creating  
common future*




# Floating-Point types



Hungary-Serbia

IPA Cross-border Co-operation Programme

- **Floating-point Precision**
  - **Single:** Specifies single precision (32 bits)
  - **Double:** Specifies double precision (64 bits)
  - **Custom:** Activates the field below so you can specify the Exponent width and the Fraction width.
    - Exponent width: Specify the exponent width
    - Fraction width: Specify the fraction width



The project is co-financed by the European Union

*Good neighbours  
creating  
common future*

A red checkmark logo located at the bottom right of the slide.

# Creating a System Generator desing



Hungary-Serbia

IPA Cross-border Co-operation Programme

Create modell and add new element

Start Simulink

The screenshot shows the MATLAB R2011b environment. The Simulink library browser is open, displaying various blocks such as BitBasher, Black Box, and CIC Compilers. A blue arrow points from the 'Start Simulink' text to the Simulink icon in the MATLAB toolbar. Another blue arrow points from the 'Create modell and add new element' text to the BitBasher block in the library browser. A third blue arrow points from the 'The System Generator modell in Simulink' text to the BitBasher block in the Simulink model diagram. The model diagram shows a System Generator block with two input gateways (Gateway In and Gateway In1) connected to the BitBasher block, which has two outputs (a and b) connected to a Gateway Out block. The status bar at the bottom indicates 'Ready', '100%', and 'ode45'.

The System Generator  
modell in Simulink



The project is co-financed by the  
European Union



Good neighbours  
creating  
common future

# Creating a System Generator desing



Hungary-Serbia  
IPA Cross-border Co-operation Programme

- Build the design by dragging and dropping blocks from the Xilinx blockset onto your new sheet



Connect the blocks by pulling the arrows at the sides of each block



The project is co-financed by the  
European Union

*Good neighbours*  
creating  
*common future*

A red checkmark logo.


# Finding blocks



Hungary-Serbia

IPA Cross-border Co-operation Programme

- The Xilinx blockset has eleven major sections
  - AXI4: FFT, VDMA
  - Basic elements: counters, delays
  - Communication: error correction blocks
  - Control Logic: MCode, black box
  - DSP: FDATool, FFT, FIR
  - Data Types: convert, slice
  - Index: all Xilinx blocks (a quick way to view all blocks)
  - Math: multiply, accumulate, inverter
  - Memory: dual port RAM, single port RAM
  - Shared memory: FIFO
  - Tools: ModelSim, resource estimator



The project is co-financed by the  
European Union



Good neighbours  
creating  
common future

A red checkmark logo.


# Configuring your blocks



Hungary-Serbia

IPA Cross-border Co-operation Programme

- Double-click or go to Block Parameters to view and change the configurable parameters of a block using multi-tabbed GUI
- Number of tabs and type of configurable parameters under each tab is block dependent
- Some common parameters are:
  - Precision: User defined or full precision
  - Arithmetic Type: Unsigned or twos complement
  - Number of Bits: total and fraction
  - Overflow and quantization: Saturate or wrap overflow, truncate or round quantization
  - Latency: Specify the delay through the block



The project is co-financed by the European Union

Good neighbours  
creating  
common future



# Creating a System Generator desing




Hungary-Serbia

IPA Cross-border Co-operation Programme

Simulink Sources

SysGen Data Path and helper blocks

Simulink Sinks



Gateway blocks used to interface between Simulink and SysGen blocks



The project is co-financed by the European Union

Good neighbours  
creating  
common future




# System Generator desing



Hungary-Serbia

IPA Cross-border Co-operation Programme



Start simulation by pressing the play button

- All SysGen design must contain a System Generator block
- Used to set global netlisting attributes

- Designs may have levels of hierarchy
- Double click to “push” into a subsystem



The project is co-financed by the European Union

Good neighbours  
creating  
common future



# Sampling period



Hungary-Serbia

IPA Cross-border Co-operation Programme

- Every System Generator signal must be “sampled”; transitions occur at equidistant discrete points in time, called *sample times*
- Each block in a Simulink design has a “sample period,” and it corresponds to how often the function of that block is calculated and the results outputted
- The sample period of a block *directly* relates to how that block will be clocked in the actual hardware
- This sample period must be set explicitly for:
  - Gateway In
  - Blocks without inputs
- The sample period can be “derived” from the input sample times for other blocks



The project is co-financed by the  
European Union

Good neighbours  
creating  
common future



# System Generator Token


## Setting the global sampling time



Hungary-Serbia  
IPA Cross-border Co-operation Programme



System  
Generator



Sampling period = 1

System Generator: counter\_enabled

Compilation Clocking General

FPGA clock period (ns): 10

Clock pin location:

Multirate implementation: Clock Enables

DCM input clock period (ns): 10

Provide clock enable clear pin

Simulink system period (sec): 1

Generate OK Apply Cancel Help




The project is co-financed by the  
European Union

Good neighbours  
creating  
common future

# System Generator token

## Selecting compilation target



- **Speed up simulation**
  - Various varieties of hardware co-simulation
- **Generate Hardware**
  - HDL Netlist, NGC Netlist, Bitstream
- **Analyze Performance**
  - Timing and Power Analysis




# System Generator token Generating HDL code



Hungary-Serbia  
IPA Cross-border Co-operation Programme

Once complete double-click  
the system generator token



System Generator: counter\_enabled

Compilation Cloning General

Compilation :

HDL Netlist Settings ...

Part :

Virtex6 xc6vsx315t-3ff1156

Synthesis tool : XST

Hardware description language : VHDL

Target directory : .netlist Browse...

Create interface document  Import as configurable subsystem

Create testbench

Generate OK Apply Cancel Help

- Specify the implementation Parameters
- – HDL Netlist as the compilation mode
- – Select the target part
- – Set HDL language
- – Set the **FPGA Clock Period** (in Cloning tab)
- – Check **Create Testbench**
- **Generate the HDL**



The project is co-financed by the  
European Union



Good neighbours  
creating  
common future

# Hardware Co-simulation

## Choosing compilation target



Hungary-Serbia  
IPA Cross-border Co-operation Programme



- Select the Co-simulation target hardware



The project is co-financed by the European Union





# Hardware Co-simulation

## Design compilation



Hungary-Serbia  
IPA Cross-border Co-operation Programme



Design automatically compiled to produce bitstream

Press the generate button



The project is co-financed by the European Union






# Hardware Co-simulation

## Run time co-simulation blocks



Hungary-Serbia  
IPA Cross-border Co-operation Programme



The project is co-financed by the  
European Union

Good neighbours  
creating  
common future



**Hungary-Serbia**

IPA Cross-border Co-operation Programme

# 6. Implementing LMS adaptive filter using System Generator



The project is co-financed by the European Union

*Good neighbours*  
creating  
*common future* 

# LMS adaptive filters using System Generator



Hungary-Serbia  
IPA Cross-border Co-operation Programme

- **Examples**
  - How to implement LMS adaptive filter using System Generator
  - Determining the correct number of weights
  - Determining the correct step size
  - Dynamic channel characteristic
  - ECG adaptive filtering
- We would also like to thank for the Xilinx University Program



The project is co-financed by the  
European Union

*Good neighbours  
creating  
common future*

